

# IP in Design



## Case studies in Design Re-use

Tughrul Arslan


University of Edinburgh and ISLI

[www.sli-institute.ac.uk/](http://www.sli-institute.ac.uk/)

[www.ee.ed.ac.uk/~arslan](http://www.ee.ed.ac.uk/~arslan)

[www.ee.ed.ac.uk/~SLIg](http://www.ee.ed.ac.uk/~SLIg)

# ASIC vs DSM Flows



The most common manifestation of the failure of both flows is in inability to achieve timing convergence: chips cannot be designed to satisfy their timing constraints and multiple design iterations between logical and physical design do not resolve timing problems

# Re-Use



- The amount of resources and time allocated to new SoC designs does not scale with the complexity of the systems being developed.
- Levels of Re-use >90% are required.

Socketisation

Why?

- Allow for multiple use
- Compliance with standards
- Enhancement

# Overheads?

“Designing a function block for true re-usability is exponentially more difficult than building a function block for one use only”

Philips


Impacts:

- Design Analysis
- Verification
- Documentation

# Main activity

- Prototyping High Performance IP cores.
- Platform design.
- Integration Schemes.
- Reconfigurable Low Power Hardware


# SoC Platform Design



# Platform Design & Interfacing





## Epson + Motorola








# Low Power memory Control for an ARM based Platform (Motorola)





# CIC hearing aid and Macro IP Shells Bernafon (Switzerland)




1V power supply  
30 mm<sup>3</sup> volume  
70 mAh battery capacity  
50+ hours operation




# AES & RSA Encryption IP Cores -

## ATMEL




# Heterogeneous systems



- Changing system parameters
- Prediction of behaviour

# Evaluation of Embedded S/W and H/W Blocks for Smart Cards GSM Phones



# IP Cores

- FIR Filters
- DCT
- Wavelets
- FFT
- Encryption
- Memory Controllers
- CDMA



# Parameterisation Options



<b>IPs</b>	<i>wordlength</i>	<i>Filter order</i>	<i>Internal accuracy</i>	<i>Multiplier type</i>	<i>Number of multipliers</i>	<i>Data representation</i>	<i>Filter type</i>	<i>Block size</i>	<i>Ordering algorithm</i>	<i>Segmentation algorithm</i>
<b>IP1</b>	√	√	√	√	√	√	√	-	-	-
<b>IP2</b>	√	√	√	√	√	√	√	-	-	-
<b>IP3</b>	√	√	√	√	√	√	√	-	√	-
<b>IP4</b>	√	√	√	√	√	√	√	√	-	-
<b>IP5</b>	√	√	√	√	√	√	√	-	-	√
<b>IP6</b>	√	-	√	√	√	√	-	-	√	√

where

Multiplier type: Booth, Baugh-Wooley, Wallace, Dadda, etc.

Data representation: Two's complement, sign-magnitude, mixed, etc.

Filter type: Symmetric, antisymmetric, unsymmetric.

# Epson Scotland



- SoC Platforms and Design Methodologies for Speech Coding (EngD).
- Reconfigurable SoC Platforms for MPEG4 (PhD)